



(19) Europäisches Patentamt
 European Patent Office
 Office européen des brevets



(11) Publication number: 0 586 890 A2

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 93112631.2

(51) Int. Cl. 5: H01L 21/60, H01L 23/485

(22) Date of filing: 06.08.93

(30) Priority: 31.08.92 US 938074

24 Regina Road

Monsey, New York 10552(US)

Inventor: Miller, Patrick Mark

67 Sutton Park Road

Poughkeepsie, New York 12603(US)

Inventor: Nye III, Henry Atkinson

12 Boulevard Drive,

Unit 123

Danbury, Connecticut 06810(US)

Inventor: Roeder, Jeffrey Frederick

4 Longmeadow Hill Road

Brookfield, Connecticut 06804(US)

Inventor: Russak, Michael Allen

5 James Drive

Brewster, New York 10509(US)

(43) Date of publication of application:
 16.03.94 Bulletin 94/11

(74) Representative: Bravi, Alfredo

c/o IBM SEMEA S.p.A

Direzione Brevetti

MI SEG 024

P.O. Box 137

I-20090 Segrate (Milan) (IT)

(84) Designated Contracting States:
 DE FR GB

(71) Applicant: International Business Machines Corporation
 Old Orchard Road
 Armonk, N.Y. 10504(US)

(72) Inventor: Agarwala, Birenda Nath
 56 Saddle Ridge Drive
 Hopewell Junction, New York 12533(US)
 Inventor: Datta, Madhav
 816 Wildwood Court
 Yorktown Heights, New York 10598(US)
 Inventor: Gegenwarth, Richard Eugene
 72 Pleasant Ridge Drive
 Poughkeepsie, New York 12603(US)
 Inventor: Jahnes, Christopher Vincent

(54) Etching processes for avoiding edge stress in semiconductor chip solder bumps.

(57) Etching processes are disclosed for producing a graded or stepped edge profile in a contact pad formed between a chip passivating layer (15) and a solder bump (10). The stepped edge profile reduces edge stress that tends to cause cracking in the underlying passivating layer (15). The pad comprises a bottom layer (14) of chromium, a top layer (12) of copper and an intermediate layer (13) of phased chromium-copper. An intermetallic layer (13) of CuSn forms if and when the solder is reflowed, in accordance with certain disclosed variations of the process. In all the variations, the solder (10) is used as an etching mask in combination with several different etching techniques including electroetching, wet etching, anisotropic dry etching and ion beam etching.




FIG. 1E




FIG. 1A




FIG. 1C




FIG. 1B




FIG. 1D

The present invention generally relates to processes for making electrical connections to semiconductor integrated circuit chips and, more specifically, to such processes of the controlled collapse chip connection (C4) type.

The use of C4 or solder bump terminals on semiconductor devices for face-down or "flip chip" bonding to a supporting dielectric substrate or module is well known in the art. U.S. Patent No. 4,434,434 issued to Somnath Bhattacharya et al on February 28, 1984 and other patents cited therein describe the C4 technique in detail. Briefly, in accordance with one approach, solder balls are connected via solder bump terminals and contact pads to semiconductor devices which normally are passivated with a brittle coating such as silicon dioxide. Each said terminal is located at a contact opening, extending through the passivating layer, previously coated with a solder bump contact pad. Each pad extends through the opening and connects with the underlying device circuitry. The contact pads comprise metallic laminates such as chromium, copper-chromium and copper.

As pointed out in the cited patent, the ball-limiting-metallurgy (BLM) technique has been used extensively but a tendency has been noted to exist, especially when an approximately 95% Pb-5% Sn solder composition is used for the solder ball, for the brittle passivating layer to crack about the perimeter of the solder ball. Stress appears to develop at the abrupt edge of the contact pad, causing the brittle passivating layer to crack around the solder ball. The cited patent further teaches that the foregoing tendency to crack can be reduced by delocalizing or spreading out the solder edge stresses imposed on the contact pad structure and the underlying brittle passivating layer.

The stresses are spread out by modifying the geometry of the laminated contact pad to incorporate a graded or stepped profile at the peripheral portion of the pad, i.e., a bottom chromium layer of greater lateral extent, a top copper layer of lesser lateral extent and an intermediate layer of an intermix of the copper and chromium. The differing lateral extents of the chrome and copper layers are achieved, in accordance with the cited patent, by using a rotating dome vacuum evaporator to deposit the layers while off-centering the chromium source during the respective evaporation cycles. No other method is disclosed, for producing the graded or stepped profile defined above.

One purpose of the present invention is to provide a method for producing a graded or stepped profile at the peripheral portion of solder bump terminals. Another purpose of the present invention is to provide a method for producing a graded or stepped profile at the peripheral portion of solder bump terminals without resort to metal

evaporation techniques.

These and other purposes of the present invention, as will appear from a reading of the following specification, are achieved by plating a solder bump on a contact pad for connecting to a passivated semiconductor device. The contact pad comprises a bottom layer of metal for adhering to the remainder of the contact pad and to the device passivation material, a top layer of different metal wettable with solder, and a phased layer for adhering to the bottom layer and to the solder bump via an intermetallic layer, if any, which forms between the top layer and the solder mound if the solder is reflowed. In a typical example, the bottom layer is chromium (Cr), the top layer is copper (Cu), the phased layer is Cr-Cu and the intermetallic layer is CuSn.

20 The solder bump is preferably plated, rather than evaporated or sputtered through a physical mask to provide a cost effective process for large diameter wafer (> 200mm) technologies where the cost for long throw evaporators becomes very significant.

25 In a first embodiment of the present invention, the solder is used as a mask, the Cu layer, the Cr-Cu phased layer and the Cr layer are removed by electroetching, the Cu layer is etched back by wet etching to yield a stepped profile. The solder then is reflowed to provide the intermetallic.

30 In a second embodiment, the Cu and Cr-Cu layers are electroetched as before, the solder is reflowed and the Cr layer is removed by a highly directional dry etch, using the reflowed solder as a mask.

35 In a third embodiment, the solder is deposited and overplated in a mushroom-like configuration and the Cu and Cr-Cu layers again are electroetched as before. The Cr layer is removed by a highly directional dry etch and then the solder is reflowed.

40 In a fourth embodiment, ion beam milling-type processes are used to dry etch all of the Cu, Cr-Cu and Cr layers using the solder bump as a mask in various combinations with and without the reflowing of the solder mound and with normal incidence of the ion etching beam relative to a stationary solder bump device or with off-normal incidence of the ion etching beam relative to a rotating solder bump device.

45 Figs. 1A - 1E are simplified cross-sectional views of a solder bump and a solder bump contact pad as they appear at successive times in accordance with the process of a first embodiment of the present invention;

50 Figs. 2A - 2D are views like those of Figs. 1A - 1E but in accordance with the process of a second embodiment of the present invention;

55 Figs. 3A - 3D are views like those of Figs. 1A - 1E but in accordance with the process of a third

embodiment of the invention; and

Figs. 4, 5A, 5B, 6, 7A and 7B are cross-sectional views of a solder mound and a solder mound contact pad as they appear when processed in accordance with four different variations of a fourth embodiment of the present invention using solely ion-beam milling-type processing.

The fourth embodiment of the present invention, as defined above in connection with Figs. 4, 5A, 5B, 6, 7A and 7B advantageously is simpler than the other three embodiments in that a single process type (ion-beam milling) is used to remove all unwanted material. The other three embodiments are useful and viable alternatives in their own right and will be described first.

Referring to Fig. 1A, a solder bump 10 is plated and formed on top of evaporated or sputter deposited contact pad layers 12, 13 and 14 mounted on passivating layer 15. The contact pad passes through an opening in the layer 15 to make electrical contact with a conductor 16, forming part of a wiring pattern in a known manner. Layer 12 typically is Cu, layer 14 typically is Cr and layer 13 is the phased material Cr-Cu resulting from the simultaneous deposition of Cu and Cr. Layer 15 is a passivating layer, e.g. SiO₂, Si₃N₄, polyimide, etc. In order to produce the formed contact pad or controlled collapse chip connection (C4), layers 12, 13 and 14 are etched off, using solder bump 10 as a mask, in accordance with the present invention, stress-related cracking of the passivating layer 15 about the perimeter of the C4 is avoided by providing a stepped profile at the peripheral portion of the contact pad in a manner now to be described.

Cu layer 12 and phased Cr-Cu layer 13 are removed, using solder 10 as a mask, by electroetching in a potassium sulfate solution (Fig. 1B). Then, the Cr layer 14 is chemically etched in a potassium permanganate solution. The result is the nearly coincident vertical edge shown in Fig. 1C. A wet etch, for example H₂SO₄/CrO₃, is used next to attack the Cu layer preferentially and yield the non-coincident vertical edge depicted in Fig. 1D. Finally, the solder is reflowed to produce the solder ball 17 and the CuSn intermetallic layer 18 of Fig. 1E.

A second embodiment of the present invention follows the same electroetching techniques just described for the removal of the Cu and phased Cr-Cu layers 21 and 22, respectively, (Figs. 2A and 2B). The solder 20 is reflowed at this point, however, to provide solder ball 25 and the CuSn intermetallic layer 26 of Fig. 2C. Lastly, the C4 is completed by use of a highly directional dry etch (e.g., CF₄ + O₂ or SF₆ + O₂) employing the solder ball as a mask to provide the tapered, non-coincident contour 27 about the perimeter of the C4.

A third embodiment of the invention provides for the use of a dry etching process, as in Fig. 2D, without first reflowing the solder to act as a dry etching mask. In this variation, the solder 30 is overplated on resist 31 of Fig. 3A so as to assume a mushroom-like shape having a peripheral overhanging ledge when resist 31 is removed. Electroetching Cu layer 32 and phased Cr-Cu layer 33 yields the structure shown in Fig. 3B. The application of highly directional dry etching to the unreflowed, but overhanging solder structure 30 produces the flared, sloping contour of Cr layer 34 depicted in Fig. 3C. The C4 structure is completed by reflowing the solder 30 into solder ball 35 and converting Cu layer 32 into CuSn intermetallic layer 36.

A fourth embodiment of the present invention differs from all the others in that a single etching process, e.g., ion beam milling, is used in the removal of all excess contact pad material while still imparting a proper peripheral profile thereto to avoid undesirable cracking of the passivating layer as previously explained. Referring to Fig. 4, PbSn solder 42, Cu layer 37, Cr-Cu phased layer 38 and Cr layer 39 are produced, as before, on passivating layer 40. Ion beam etching (or milling) IBE is directed at the structure at normal incidence to pattern the C4 as shown with a feathered profile being imparted to the perimeter of layers 37, 38 and 39. The solder 42 acts as a physical mask whereby the C4 pattern after milling is slightly larger than the solder pad 42 itself. The feathered or flared profile reduces stress concentrations at the edges of the successive layers 37, 38 and 39.

In the process variation represented in Fig. 5A, Cu layer 45 and CrCu layer 46 are ion milled and patterned as in the case of Fig. 4 but PbSn solder 44 is reflowed (Fig. 5B) before Cr layer 47 is ion milled. That is, reflowed PbSn solder 48 is used as a mask when the IBE is reapplied at normal incidence. The conversion of the PbSn alloy from a cylindrical shape (Fig. 5A) to a reflowed spherical shape (Fig. 5B) with much larger diameter causes the transfer of a wider IBE image to the Cr layer 47 and results in an oversized Cr pad with desirably reduced stress at the edge which joins layers 46 and 47.

Fig. 6 is similar to Fig. 4 in that all etching of the layers is accomplished in one etching step but differs from Fig. 4 in that a flared profile of greater extent is produced by the etching technique employed in Fig. 4. Specifically, the entire device structure of Fig. 4 is mounted for rotation about an axis 48 inclined (e.g., 30°) relative to the direction of IBE. The angle of inclination may be varied as needed to remove any resputtered residue of contact pad material. Inasmuch as the solder bump is relatively tall it casts a large masking area as it is

rotated. The size of the Cr pad 49 (and the corresponding stress distribution) is determined by the incident IBE angle.

Figs. 7A and 7B are broadly similar to Figs. 5A and 5B in that the IBE is briefly interrupted during the milling sequence. Fig. 7A shows normally incident IBE for removing Cu layer 50 and CrCu layer 51, as in the case of Fig. 5A. In Fig. 7B, however, the entire device structure is mounted for rotation about an axis inclined relative to the IBE direction to impart a larger size to the final Cr pad 52 than would result if normal incidence IBE were used instead.

Although IBE has been described for removing unwanted portions of the Cu, CrCu and Cr layers, it should be noted that similar processes such as sputter etching and reactive ion etching also are suitable for ball limiting metallurgy removal. In addition, the basic C4 layers are not restricted to Cu and Cr. Other layer materials suitable for use with the present invention include, for example, Ti, Ta, Cr as the adhesion layer, Cu, Co, Ni as the solderable layer.

Claims

1. An etching process for producing a graded edge profile in a contact pad comprising:
 providing a substrate (16),
 forming a passivating layer (15) on said substrate (16),
 adhering a first metal layer (14) to said passivating layer (15),
 forming a second metal layer (12) on said first metal layer (14),
 forming a solder bump (10) on said second metal layer (12) thereby wetting said second metal layer (12) with said solder (10) to adhere said first (14) and second (12) layers to said solder (10), and
 etching said graded edge profile in said first (14) and second (12) metal layers using said solder bump (10) as a mask, by removing a greater lateral extent of said second metal layer (12) than said first metal layer (14).
30
2. The etching process defined in Claim 1 wherein said solder (10) is reflowed after said etching process is started but before said etching process is completed.
40
3. The etching process defined in Claim 1 wherein said solder (10) is reflowed after said etching process is completed.
50
4. The etching process defined in Claim 1 wherein said etching process uses different etching techniques at different times.
55
5. The etching process defined in Claim 1 wherein said etching process uses the same etching technique at all times.
10
6. The etching process defined in Claim 5 wherein said etching technique is ion beam etching.
15
7. The etching process defined in Claim 6 wherein said solder bump and contact pad are rotated about an axis (48) inclined relative to the direction of the ion beam used in said ion beam etching.
20
8. The etching process defined in Claim 1 wherein said first layer (14) is chromium and said second layer (12) is copper.
25
9. The etching process defined in Claim 2 wherein said reflowed solder is used as a mask etch material for said first layer.
30
10. The etching process defined in Claim 4 wherein said solder bump is mushroom-shaped.
35
11. The etching process defined in Claim 1 wherein said solder bump (10) is deposited by plating.
40
12. The etching process defined in claim 1 wherein said solder bump (10) is deposited by evaporation.
45
13. The etching process defined in claim 11 wherein said first (14) and second (12) layers are sputter deposited.
50
14. The etching process defined in claim 11 wherein said first (14) and second (12) layers are deposited by evaporation.
55




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 1E




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 4




FIG. 5A




FIG. 5B




FIG. 6




FIG. 7A




FIG. 7B



(19) Europäisches Patentamt
 European Patent Office
 Office européen des brevets



(11) Publication number: 0 586 890 A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 93112631.2

(51) Int. Cl. 5: H01L 21/60, H01L 23/485

(22) Date of filing: 06.08.93

(30) Priority: 31.08.92 US 938074

Poughkeepsie, New York 12603(US)

Inventor: Jahnes, Christopher Vincent

(43) Date of publication of application:
 16.03.94 Bulletin 94/11

24 Regina Road

Monsey, New York 10952(US)

(84) Designated Contracting States:
 DE FR GB

Inventor: Miller, Patrick Mark

67 Sutton Park Road

(88) Date of deferred publication of the search report:
 08.06.94 Bulletin 94/23

Poughkeepsie, New York 12603(US)

Inventor: Nye III, Henry Atkinson

12 Boulevard Drive,

Unit 123

Danbury, Connecticut 06810(US)

Inventor: Roeder, Jeffrey Frederick

4 Longmeadow Hill Road

Brookfield, Connecticut 06804(US)

Inventor: Russak, Michael Allen

5 James Drive

Brewster, New York 10509(US)

(71) Applicant: International Business Machines Corporation
 Old Orchard Road
 Armonk, N.Y. 10504(US)

(74) Representative: Bravi, Alfredo

c/o IBM SEMEA S.p.A

Direzione Brevetti

MI SEG 024

P.O. Box 137

I-20090 Segrate (Milan) (IT)

(54) Etching processes for avoiding edge stress in semiconductor chip solder bumps.

(57) Etching processes are disclosed for producing a graded or stepped edge profile in a contact pad formed between a chip passivating layer (15) and a solder bump (10). The stepped edge profile reduces edge stress that tends to cause cracking in the underlying passivating layer (15). The pad comprises a bottom layer (14) of chromium, a top layer (12) of copper and an intermediate layer (13) of phased chromium-copper. An intermetallic layer (13) of CuSn forms if and when the solder is reflowed, in accordance with certain disclosed variations of the process. In all the variations, the solder (10) is used as an etching mask in combination with several different etching techniques including electroetching, wet etching, anisotropic dry etching and ion beam etching.




FIG. 1A




FIG. 1B




FIG. 1D




FIG. 1C





FIG. 1E



European Patent
Office


EUROPEAN SEARCH REPORT

Application Number
EP 93 11 2631



DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.)
A	IBM TECHNICAL DISCLOSURE BULLETIN. vol. 24, no. 7A , December 1981 , NEW YORK US pages 33993399 - 3400 BHATTACHARYA 'Reduction of Chip Fractures Originating from Solder Ball Contacts' * the whole document * ---	1	H01L21/60 H01L23/485
A	PATENT ABSTRACTS OF JAPAN vol. 15, no. 183 (E-1065)10 May 1991 & JP-A-03 044 934 (SEIKO EPSON CORP) * abstract * ---	1	
A	DE-A-38 30 131 (MITSUBISHI DENKI KK) * column 6, line 1 - line 15 * -----	1	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int.Cl.)
			H01L
Place of search THE HAGUE			Date of completion of the search 16 March 1994
			Examiner Greene, S
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document



THIS PAGE BLANK (USPTO)